Nanostructured quantum dots or dashes in photovoltaic devices and methods thereof

ABSTRACT

A photovoltaic device includes one or more structures, an array of at least one of quantum dots and quantum dashes, at least one groove, and at least one conductor. Each of the structures comprises an intrinsic layer on one of an n type layer and a p type layer and the other one of the n type layer and the p type layer on the intrinsic layer. The array of at least one of quantum dots and quantum dashes is located in the intrinsic layer in at least one of the structures. The groove extends into at least one of the structures and the conductor is located along at least a portion of the groove.

This application claims the benefit of U.S. Provisional Patent Application Ser. No. 60/797,151, filed May 3, 2006, which is hereby incorporated by reference in its entirety.

This invention was made with Government support under Grant No. NAG3-2595, awarded by National Aeronautics and Space Administration, Glen Research Center. The U.S. Government may have certain rights.

FIELD OF THE INVENTION

The present invention generally relates to photovoltaic devices and, more particularly, to nanostructured quantum dots or dashes in photovoltaic devices and methods thereof.

BACKGROUND

Basically, a photovoltaic device or solar cell has a large-area p-n junction diode which is capable of converting solar light into usable electrical energy. This conversion of solar light into electrical energy is known as the photovoltaic effect. Unfortunately, the efficiencies of these photovoltaic devices have been less than ideal.

To improve energy conversion efficiency, prior photovoltaic devices have attempted to use lattice-matched materials and also have tried to make adjustments to individual cell thickness. Although these efforts improved the performance of these prior photovoltaic devices, optimum results still have not been obtained.

Other attempts to improve energy conversion efficiency have focused on obtaining a more optimized set of bandgaps in the photovoltaic device by adjusting the compositions of the p-n junction diodes and by growing lattice mismatched materials. However, again although these efforts improved the performance of these prior photovoltaic devices, the results have been less than optimal.

SUMMARY

A photovoltaic device in accordance with embodiments of the present invention includes one or more structures, an array of at least one of quantum dots and quantum dashes, at least one groove, and at least one conductor. Each of the structures comprises an intrinsic layer on one of an n type layer and a p type layer and the other one of the n type layer and the p type layer on the intrinsic layer. The array of at least one of quantum dots and quantum dashes is located in the intrinsic layer in at least one of the structures. The groove extends into at least one of the structures and the conductor is located along at least a portion of the groove.

A method for making a photovoltaic device in accordance with other embodiments of the present invention includes forming one or more structures where each of the structures has an intrinsic layer on one of an n type layer and a p type layer and forming the other one of the n type layer and the p type layer on the intrinsic layer. An array of at least one of quantum dots and quantum dashes are incorporated in the intrinsic layer in at least one of the structures. At least one groove is formed which extends into at least one of the structures and at least one conductor is provided along at least a portion of the groove.

A method for converting radiation into electrical energy in accordance with other embodiments of the present invention includes exposing one or more structures to radiation. Each of the structures comprises an intrinsic layer on one of an n type layer and a p type layer and the other one of the n type layer and the p type layer on the intrinsic layer and an array of at least one of quantum dots and quantum dashes in the intrinsic layer in at least one of the structures. Carriers are generated from the radiation absorbed by the structures. The generated carriers are laterally transporting along the other one of an n type layer and a p type layer, the intrinsic layer, and the one of the n type layer and the p type to at least one conductor along at least a portion of one groove which extends into at least one of the structures. The transported carriers are output as electrical energy with the conductor.

The present invention provides a more efficient and effective photovoltaic device for converting solar light and other radiation into usable electrical energy. The present invention takes advantage of the quantum confinement associated with quantum dots, while avoiding prior problems of absorption and transport. Additionally, the size of the quantum dots in the present invention can be used to tune the photovoltaic device for particular application. Further, the present invention is highly suitable for use in extreme environments, such as space.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross sectional view of nanostructured quantum dots in a photovoltaic device in accordance with embodiments of the present invention; and

FIG. 2 is a graph of an idealized energy band for the photovoltaic device shown in FIG. 1.

DETAILED DESCRIPTION

A photovoltaic device 10 in accordance with embodiments of the present invention is illustrated in FIG. 1. The photovoltaic device 10 includes a substrate 12, n type layers 14(1)-14(3), p type layers 16(1)-16(2), intrinsic layers 18(1)-18(4), conductive contacts 20(1)-20(2), n type region 22, p type region 23, and grooves 26(2)-26(2), although the device 10 can include other types and numbers of layers, grooves, components, devices, and/or systems configured in other manners. The present invention provides a number of advantages including providing a more efficient and effective photovoltaic device for converting solar light into usable electrical energy.

Referring more specifically to FIG. 1, the photovoltaic device 10 includes an n type layer 14(1) on a substrate 12, a structure 24(1) on the n type layer 14(1), and a structure 24(2) on the structure 24(1), although the photovoltaic device 10 can comprise other numbers and types of layers and structures in other configurations. The substrate 12 is made of a semi-insulating material, such as silicon, although other types and numbers of semi-insulating or insulating materials could be used. The structure 24(1) comprises n type layer 14(2) on intrinsic layer 18(2) on p type layer 16(1) on intrinsic layer 18(1) and structure 24(2) comprises n type layer 14(3) on intrinsic layer 18(4) on p type layer 16(2) on intrinsic layer 18(3) to each form “nipi” structures 24(1) and 24(2), although other numbers of structures can be formed and each of the structures could comprise other types and numbers of layers in other configurations.

In the “nipi” structures 24(1) and 24(2), each of the p type layers 16(1)-16(2) is separated from the n type layers 14(1)-14(3) by one of the intrinsic layers 18(1)-18(4). The n type layers 14(1)-14(3) each comprise a layer of GaAs which has been doped to be n type, although each of these n type layers could comprise other numbers and types of layers made of other types of materials. The p type layers 16(1)-16(2) each comprise a layer of GaAs which has been doped to be p type, although each of these p type layers could comprise other numbers and types of layers made of other types of materials.

The intrinsic layers 18(1)-18(4) each comprise an undoped layer of InGaP, although each of these intrinsic layers could comprise other numbers and types of layers made of other types of materials. In this particular embodiment, InGaP was chosen as the host material because the bandgap of InGaP is controllable by controlling growth parameters. This bandgap can approach the 2.0 eV range in which dark current problems can be dramatically reduced yielding very favorable temperature coefficients and therefore suitability in extreme environments, such as space. Additionally, the wider bandgap is able to provide a larger photovoltage, without the penalty associated with conventional designs where the quantum dots are used as the primary absorbers. Further, InGaP has been shown to be one of the most radiation tolerant materials tested for extreme environments.

A plurality of quantum dots of substantially the same size are incorporated in each of the intrinsic layers 18(1)-18(4), although one or more of the intrinsic layers may have quantum dots or dashes and the dots or dashes may have other sizes. For example, the size of the quantum dots or dashes in each of the intrinsic layers may decrease with the depth of the grooves 26(1) and 26(2) from the surface 30 towards the substrate. Smaller quantum dots or dashes have wider bandgaps while larger quantum dots or dashes have narrower bandgaps. Accordingly, a size of the quantum dots or dashes in each of the intrinsic layers 18(1)-18(4) that decreased with the depth from surface 30 towards the substrate 12 would selectively filter incident photons in an analogous way to a multi-junction solar cell. The presence of quantum dots or dashes in the intrinsic layers 18(1)-18(4) in the structures 24(1) and 24(2) help to provide a conversion efficiency which is much greater than conventional solar cell. By way of example only, this conversion efficiency is improved by over 63% with the present invention.

Grooves 26(1)-26(2) are V-shaped and each extend into the structures 24(1) and 24(2), although other numbers and shapes of grooves could be formed. In this particular embodiment, grooves 26(1) and 26(2) each extend through n type layer 14(3), intrinsic layer 18(4), p type layer 16(2), intrinsic layer 18(3), n type layer 14(2), intrinsic layer 18(2), p type layer 16(1), intrinsic layer 18(1), and n type layer 14(1), although each of the grooves could extend through other numbers and types of layers to other depths.

An n type region 22 is formed adjacent the groove 26(1) in the n type layer 14(3), intrinsic layer 18(4), p type layer 16(2), intrinsic layer 18(3), n type layer 14(2), intrinsic layer 18(2), p type layer 16(1), intrinsic layer 18(1), n type layer 14(1), and substrate 12 and a p type region 22 is formed adjacent the groove 26(2) in the n type layer 14(3), intrinsic layer 18(4), p type layer 16(2), intrinsic layer 18(3), n type layer 14(2), intrinsic layer 18(2), p type layer 16(1), intrinsic layer 18(1), n type layer 14(1), and substrate 12, although other types and numbers of regions could be formed in other types and numbers of layers.

Conductive contact 20(1) is located in groove 26(1) in contact with the n type region 22 and conductive contact 20(2) is located in groove 26(2) in contact with p type region 23, although the conductive contacts 20(1) and 20(2) can extend along other portions of the grooves 26(1) and 26(2). The conductive contacts 20(1) and 20(2) are each made of alloys of gold and/or silver, although other types of conductive materials could be used.

A method of making a photovoltaic device 10 in accordance with embodiments of the present invention will now be described with reference to FIG. 1. A substrate 12 made of semi-insulating materials is provided, the n type layer 14(1) is deposited on a surface of the substrate 12, and then “nipi” structures 24(1) and 24(2) are sequentially formed on the n type layer 14(1), although other numbers and types of layers and structures can be formed on the substrate 12.

More specifically, in this particular embodiment: the n type layer 14(1) is deposited on substrate 12; the intrinsic layer 18(1) is deposited on the n type layer 14(1); the p type layer 16(1) is deposited on the intrinsic layer 18(1); the intrinsic layer 18(2) is deposited on the p type layer 16(1); the n type layer 14(2) is deposited on intrinsic layer 18(2); the intrinsic layer 18(3) is deposited on the n type layer 14(2); the p type layer 16(2) is deposited on the intrinsic layer 18(3); the intrinsic layer 18(4) is deposited on the p type layer 16(2); and the n type layer 14(3) is deposited on the intrinsic layer 18(4), although other numbers and types of layers can be formed on the substrate 12. The n type layers 14(1)-14(3), p type layers 16(1)-16(2), and the intrinsic layers 18(1)-18(4) are produced using an epitaxial crystal growth process, such as metal organic chemical vapor deposition (MOCVD), although other manners for producing these layers can be used, such as organometallic vapor deposition (OMVPE) and molecular beam epitaxy (MBE) by way of example only. The particular number, doping, thickness, and size of the these layers and of the quantum dots or dashes depends on the anticipated illumination spectra and thermal and radiation environments for the photovoltaic device 10.

The quantum dots or dashes are introduced into the intrinsic layers 18(1)-18(4) during the growth of the materials which make up the intrinsic layers 18(1)-18(4). The quantum dots or dashes are formed to have the substantially the same size in each of the intrinsic layers 18(1)-18(4), although other configurations could be used, such as decreasing the size of the quantum dots or dashes in each of the intrinsic layers 18(1)-18(4) from the surface 30 towards the substrate 12. Accordingly, by adjusting the size of the quantum dots, the photovoltaic device 10 can be tuned to a variety of solar or other spectral distributions.

In this particular embodiment, the quantum dots are fabricated by using photolithographic techniques, although other manners for fabricating the quantum dots or dashes could be used, such as a self-assembly technique called the Stranski-Krastanov (S-K) growth mode. This self-assembly technique takes advantage of the strain energy generated from the lattice mismatch between the host material and the quantum dot material to transition the growth from two dimensional layer-by-layer growth to three dimensional “island” growth.

Next, V-shaped grooves 26(1) and 26(2) are etched into the structures 24(1) and 24(2) to extend from surface 30 towards the substrate 12 using standard photolithography techniques, although other numbers and shapes of grooves could be formed and other techniques for forming the grooves could be used. In this particular embodiment, grooves 26(1) and 26(2) are each etched through n type layer 14(3), intrinsic layer 18(4), p type layer 16(2), intrinsic layer 18(3), n type layer 14(2), intrinsic layer 18(2), p type layer 16(1), intrinsic layer 18(1), and n type layer 14(1), although each of the grooves could etched through other numbers and types of layers to other depths.

Next, n type region 22 adjacent the groove 26(1) is formed in the n type layer 14(3), the intrinsic layer 18(4), the p type layer 16(2), the intrinsic layer 18(3), the n type layer 14(2), the intrinsic layer 18(2), the p type layer 16(1), the intrinsic layer 18(1), the n type layer 14(1), and the substrate 12, although other types and numbers of regions could be formed. Additionally, p type region 23 is formed in the n type layer 14(3), the intrinsic layer 18(4), the p type layer 16(2), the intrinsic layer 18(3), the n type layer 14(2), the intrinsic layer 18(2), the p type layer 16(1), the intrinsic layer 18(1), the n type layer 14(1), and the substrate 12, although other types and numbers of regions could be formed. By way of example only, the n type region 22 and the p type region 23 can be formed with ion implantation, diffusion, or epitaxial regrowth.

Next, the conductive contact 20(1) is deposited on a portion of the surface 30 of the n type layer 14(3) adjacent groove 26(1) and also along the n type region 22 in the groove 26(1), although the conductive contact could be formed in other manners. Additionally, the conductive contact 20(2) is deposited on another portion of the surface 30 of the n type layer 14(3) adjacent groove 26(2) and also along the p type region 23 in the groove 26(1), although this conductive contact also could be formed in other manners. The metallization in the groove 26(1) to form conductive contact 20(1) is ohmic to the n-type layers and rectifying to the p-type layers adjacent the groove 26(1). The metallization in the groove 26(2) to form conductive contact 20(2) is ohmic to the p-type layers and rectifying to the n-type layers adjacent the groove 26(2).

The operation of the photovoltaic device 10 in accordance with embodiments of the present invention will now be described with reference to FIGS. 1 and 2. The photovoltaic device 10 is exposed to solar light to be converted to electrical energy, although the photovoltaic device 10 could be exposed to other types and amounts of radiation energy for conversion to electrical energy. This solar light is absorbed by the structures 24(1) and 24(2) in the photovoltaic device 10 and results in the collection of photo-generated carriers via drift in the spatially separated n type layers 14(1)-14(3) and p type layers 16(1)-16(2). The photo-generated carriers are laterally transported to the n type region 22 adjacent groove 26(1) and the p type region 23 adjacent groove 26(2). Next, this electrical energy in the n type region 22 and the p type region 23 is output via conductive contacts 20(1)-20(2).

Accordingly, with the present invention charge separation and transport occur within two separate orthogonal planes resulting in a reduction in the overlap of the e-h wave functions and hence longer recombination lifetimes as shown in FIG. 2. The “nipi” structures 24(1) and 24(2) are used because they enables enhancement of radiation tolerance of the host material (i.e., wide bandgap semiconductor). The primary degradation mechanism in a photovoltaic device 10 under irradiation is carrier recombination at radiation-induced defect sites. This is dramatically reduced in the photovoltaic device 10 with “nipi” structures 24(1) and 24(2). The much longer recombination times afforded by the reduced overlap of the e-h wave functions reduces the sensitivity of photovoltaic device 10 to the presence of recombination centers. Thus, the “nipi” structures 24(1) and 24(2) enable high efficiency and enhanced radiation tolerance.

Having thus described the basic concept of the invention, it will be rather apparent to those skilled in the art that the foregoing detailed disclosure is intended to be presented by way of example only, and is not limiting. Various alterations, improvements, and modifications will occur and are intended to those skilled in the art, though not expressly stated herein. These alterations, improvements, and modifications are intended to be suggested hereby, and are within the spirit and scope of the invention. Additionally, the recited order of processing elements or sequences, or the use of numbers, letters, or other designations therefore, is not intended to limit the claimed processes to any order except as may be specified in the claims. Accordingly, the invention is limited only by the following claims and equivalents thereto. 

What is claimed is:
 1. A photovoltaic device comprising: a substrate comprising an n type layer formed on the substrate; a first structure formed on the n type layer; a second structure stacked on the first structure, wherein the first structure comprises an intrinsic layer on the n type layer and a p type layer on the intrinsic layer and an intrinsic layer on the p type layer and an n type layer on the intrinsic layer and wherein the second structure comprises an intrinsic layer on the n type layer and a p type layer on the intrinsic layer and an intrinsic layer on the p type layer and an n type layer on the intrinsic layer; an array of quantum dots and quantum dashes in the intrinsic layer of the structures; a first groove which extends from a surface of the second structure into the substrate; a second groove parallel to the first groove which extends from the surface of the second structure into the substrate; an n type region in the layers of the first structure, second structure, n type layer adjacent the substrate, and the substrate adjacent the first groove a p type region in the layers of the first structure, second structure, n type layer adjacent the substrate, and the substrate adjacent the second groove; a conductive contact on the portion of the surface of the second structure adjacent the first groove and along the n type region in the first groove; and a conductive contact on a portion of the surface of the second structure adjacent the second groove and along the p type region in the second groove, such that the conductive contact in the first groove is ohmic to the n type layers and rectifying to the p type layers adjacent the first groove and the conductive contact in the second groove is ohmic to the p type layers and rectifying to the n type layers adjacent the second groove.
 2. The device as set forth in claim 1 wherein the quantum dots and the quantum dashes in the intrinsic layer in each of the structures are substantially the same size.
 3. The device as set forth in claim 1 wherein the array of the at least one of the quantum dots and the quantum dashes in the intrinsic layers in at least one of the structures have a different size than the array of the at least one of the quantum dots and the quantum dashes in the intrinsic layer in another one of the structures.
 4. The device as set forth in claim 3 wherein the size of the array of the at least one of the quantum dots and the quantum dashes in each of the intrinsic layers in the structures decreases with depth into the structure.
 5. The device as set forth in claim 1 wherein the at least one conductor is a metallic conductor.
 6. The device as set forth in claim 1 wherein the least one conductor does not fill the groove.
 7. A method for converting radiation into electrical energy, the method comprising: exposing to radiation a photovoltaic device comprising: a substrate comprising an n type layer formed on the substrate; a first structure formed on the n type layer; a second structure stacked on the first structure, wherein the first structure comprises an intrinsic layer on the n type layer and a p type layer on the intrinsic layer and an intrinsic layer on the p type layer and an n type layer on the intrinsic layer and wherein the second structure comprises an intrinsic layer on the n type layer and a p type layer on the intrinsic layer and an intrinsic layer on the p type layer and an n type layer on the intrinsic layer; an array of quantum dots and quantum dashes in the intrinsic layers of the structures; a first groove which extends from a surface of the second structure into the substrate; a second groove parallel to the first groove which extends from the surface of the second structure into the substrate; an n type region in the layers of the first structure, second structure, n type layer adjacent the substrate, and the substrate adjacent the first groove a p type region in the layers of the first structure, second structure, n type layer adjacent the substrate, and the substrate adjacent the second groove; a conductive contact on the portion of the surface of the second structure adjacent the first groove and along the n type region in the first groove; and a conductive contact on a portion of the surface of the second structure adjacent the second groove and along the p type region in the second groove, such that the conductive contact in the first groove is ohmic to the n type layers and rectifying to the p type layers adjacent the first groove and the conductive contact in the second groove is ohmic to the p type layers and rectifying to the n type layers adjacent the second groove; generating carriers from the radiation absorbed by the structures; laterally transporting the generated carriers along the structures to at least one conductor along at least a portion of one groove which extends into at least one of the structures; and outputting the transported carrier as electrical energy with the conductor; wherein the laterally transporting the generated carriers further comprises laterally transporting the generated carriers along the structures to one of the n type region and the p type region adjacent substantially an entire length of sidewalls of the groove in at least one of the structures, the one of an n type region and a p type region is coupled to the conductor, the one of an n type region and a p type region adjacent substantially an entire length of all inner walls of the groove in at least one of the structures is formed in a semiconductor material separate from the at least one conductor.
 8. The method as set forth in claim 7 wherein the at least one of the quantum dots and the quantum dashes in the intrinsic layer in each of the structures are substantially the same size.
 9. The method as set forth in claim 7 wherein the array of the at least one of the quantum dots and the quantum dashes in the intrinsic layers in at least one of the structures have a different size than the array of the at least one of the quantum dots and the quantum dashes in the intrinsic layer in another one of the structures.
 10. The method as set forth in claim 9 wherein the size of the array of the at least one of the quantum dots and the quantum dashes in each of the intrinsic layers in the structures decreases with depth into the structure.
 11. The method as set forth in claim 7 wherein the at least one conductor is a metallic conductor.
 12. The method as set forth in claim 7 wherein the least one conductor does not fill the groove. 